RECEIVED SCHWEGMAN, LUNDBERG, WOES CENTRAL FAX CENTER 2002/019

OFFICIAL JUL 0 9 2004

<u>S/N 09/945,500</u> <u>PATENT</u>

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes

Examiner: Ly Pham

Serial No.:

09/945,500

Group Art Unit: 2818

Filed:

August 30, 2001

Docket: 1303.029US1

Title:

PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH

LOW TUNNEL BARRIER INTERPOLY INSULATORS

PETITION TO RETURN FORM PTO-1449s

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Applicant encloses a copies of the 1449 forms that were submitted with the Information Disclosure Statements filed on July 26, 2002; March 24, 2003; and March 11, 2004. Applicant requests that the examiner initial the 1449 forms and return them with the next communication.

The Examiner is invited to telephone Applicant's attorney at (612) 349-9587 to facilitate prosecution of this application.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Respectfully submitted,

LEONARD FORBES

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 349-9587

ъ.,.

Timothy B Clise

Reg. No. 40,957

I hereby certify that this paper is being transmitted by facsimile to the U.S. Patent and Trademark Office on the date shown below.

Amy J. Moriarty

Date of Transmission

CCP

In re Patent Application of: Leonard Forbes
Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH
LOW TUNNEL BARRIER INTERPOLY INSULATORS

Filing Date: August 30, 2001 Receipt is acreby acknowledged for the following in the United States Patent and Trademark Office:

CONTENTS:
an Information Disclosure Statement (1 pg.), Form 1449 (2 pgs.), and pgs.); a Return Postcard and TRANSMITTAL SHERT;

Mailed: July 200, 2002 EJBygmu

Due Date: N/A Docket No.: 1303.029US!

RECEIVED CENTRAL FAX CENTER

JUL 0 9 2004



IFFICIAL

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes

Title:

PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER

INTERPOLY INSULATORS

Docket No.:

1303.029U\$1

Filed:

August 30, 2001

Due Date: N/A

Examiner:

Serial No.: 09/945,500 Group Art Unit: 2818

Commissioner for Patents Washington, D.C. 20231

We are transmitting herewith the following attached items (as indicated with an "X"):

XXX A return postcard.

An Information Disclosure Statement (1 pg.), Form 1449 (2 pgs.), and copies of 33 cited references.

A Communication Concerning Co-Pending Applications (2 pgs.).

Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

Atty: Edward J. Brooks, III

Reg. No. 40,925

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231, on this \(\sum_{\lambda} \) day of \(\sum_{\lambda} \) uly, 2002.

Gina M. Uphus

Name

Customer Number 21186

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

(GENERAL)

07/09/04 16:46 FAX 612 339 3061

JUL 0 9 2004

OFFICIAL

SCHWEGMAN ■ LUNDBERG ■ WOESSNER ■ KLUTH PATENT, TRADEMARK & COPYRIGHT ATTORNEYS

P.O. Box 2938

Minneapolis, MN 55402

Telephone (612) 373-6900 Facsimile (612) 339-3061

July 9, 2004

Time:

(Minneapolis, Minn.)

TO:

Commissioner for Patents

FROM: Timothy B. Clise

Attn: Ly D. Pham

Patent Examining Corps

OUR REF: 1303.029US1

Facsimile Center P.O. Box 1450

Alexandria, VA 22313-1450

TELEPHONE: 571-272-1793

FAX NUMBER 703-872-9306

Document(s) Transmitted: Petition to Return Form PTO-1449s (1 pg.), A copy of Information Disclosure Statement filed on July 26, 2002 (7 pages), A copy of Information Disclosure Statement filed on March 24, 2003 (5 pages), A copy of Information Disclosure Statement filed on March 11, 2004 (5 pages).

Total pages of this transmission, including cover letter: 19 pgs.

If you do NOT receive all of the pages described above, please telephone us at 612-373-6900 or fax us at 612-339-3061.

In re. Patent Application of: Leonard Forbes

Examiner: Ly D. Pham

Serial No.: 09/945,500

Group Art Unit: 2818

Filed: August 30, 2001

Docket No.: 1303.029US1

Title: PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW

TUNNEL BARRIER INTERPOLY INSULATORS


Please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Name: Timothy B. Clise

Reg. No.: Reg. No. 40,957

I hereby certify that this paper is being transmitted by facsimile to the U.S. Patent and Trademark Office on the date shown below.

^{*} Please deliver to Examiner Ly D. Pham in Art Unit 2818. *





S/N 09/945,500

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Leonard Forbes

Examiner:

Serial No.:

09/945,500

Group Art Unit: 2818

Filed:

Docket: 1303.029US1

Title:

August 30, 2001

PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

COMMUNICATION CONCERNING CO-PENDING APPLICATION(S)

Commissioner for Patents Washington, D.C. 20231

Applicant would like to bring to the Examiner's attention the following related copending application(s) in the above-identified patent application:

<u>Serial No.</u> 09/256,643	<u>Filing Date</u> 02/23/1999	Attorney Docket 00303.324US2	Title TRANSISTOR WITH VARIABLE ELECTRON AFFINITY GATE AND METHODS OF FABRICATION AND USE
09/652,420	08/31/2000	00303.324US3	TRANSISTOR WITH VARIABLE ELECTRON AFFINITY GATE AND METHODS OF FABRICATION AND USE
09/691,004	10/18/2000	00303.324US4	TRANSISTOR WITH VARIABLE ELECTRON AFFINITY GATE AND METHODS OF FABRICATION AND USE
08/903,453	07/29/1997	00303.378U\$1	CARBURIZED SILICON GATE INSULATORS FOR INTEGRATED CIRCUITS
09/258,467	02/26/1999	00303.378US2	CARBURIZED SILICON GATE INSULATORS FOR INTEGRATED CIRCUITS
09/650,553	08/30/2000	00303.378U\$3	CARBURIZED SILICON GATE INSULATORS FOR INTEGRATED CIRCUITS
09/669,281	09/26/2000	00303.405U\$3	PROGRAMMABLE MEMORY ADDRESS DECODE ARRAY WITH VERTICAL TRANSISTORS

JUL 0 9 2004





COMMUNICATION CONCERNING CO-PENDING APPLICATIONS

Serial Number: 09/945,500

Filing Date: August 30, 2001

Dkt 1303.029US1

	DECODE CIRCUITS WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

09/780,169	02/09/2001	01303.003US1	FLASH MEMORY WITH ULTRATHIN VERTICAL BODY TRANSISTORS
10/152,649	02/09/2001	01303.003US2	FLASH MEMORY WITH ULTRATHIN VERTICAL BODY TRANSISTORS
09/945,507	08/30/2001	01303.014US1	FLASH MEMORY WITH LOW TUNNEL BARRIER INTERPOLY INSULATORS

Respectfully submitted,

LEONARD FORBES

By Applicant's Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938

Minneapolis, MN 55402

(612) 373-6913

Edward J. Brooks, III

Reg. No. 40,925

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Posts Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this ______ day of July, 2002.

Gina M. Uphus

Name